Specification for Approval

Product Name: 3.2inch 256X64 OLED Display

Part Number:HG-5664TW3234P01

	CUSTOMER	
Al	PPROVED B	Υ
DATE:		

- 1 - REV.: A01 2009/02/16

REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	INITIAL RELEASE	2008. 04. 07	
X02	Add IC specificationsAdd lifetime specificationsAdd panel electrical specifications	2008. 06. 19	Page 4 & 6~16
A01	 Transfer from X version Add the information of module weight Modify the contrast setting for different luminance Modify D.C electrical characteristics Modify panel electrical specifications Modify descriptions of pin assignments Modify the application circuit Add the packing specification 	2009. 02. 16	Page 5, 6, 7, 8, 10, 15 & 18

- 2 - REV.: A01 2009/02/16

CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
<u>3. FEATURES</u>	4
<u>4. MECHANICAL DATA</u>	5
<u>5. MAXIMUM RATINGS</u>	6
6. ELECTRICAL CHARACTERISTICS	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
<u>7. INTERFACE</u>	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	14
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	16
10. EXTERNAL DIMENSION	17
11. PACKING SPECIFICATION	18
12. APPENDIXES	19

- 3 - REV.: A01 2009/02/16

1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Ass'y Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

Hicenda warrantsthattheproductsdeliveredpursuanttothisspecification (or order) will conform to the agreed specifications for twelve (12) months from the shippingdate("WarrantyPeriod"). Hicenda isobligatedtorepairorreplace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, Hicenda isnotobligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color: White.
- Panel matrix: 256x64.
- Driver IC : SSD1322.
- Excellent Quick response time: 10µs.
- Extremely thin thickness for best mechanism design: 2.01mm.
- High contrast : 2000:1.
- Wide viewing angle: 160°.
- 8-bit 6800/8080-series parallel interface, 3/4-wire Serial Peripheral Interface.
- Wide range of operating temperature : -40 to 70 °C.
- Anti-glare polarizer.

- 4 - REV.: A01 2009/02/16

4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	256 (W) x 64 (H)	dot
2	Dot Size	0.289 (W) x 0.289 (H)	mm ²
3	Dot Pitch	0.309 (W) x 0.309 (H)	mm ²
4	Aperture Rate	88	%
5	Active Area	79.084 (W) x 19.756 (H)	mm ²
6	Panel Size	87.4 (W) x 28.5 (H)	mm ²
7	Panel Thickness	2.01	mm
8	Module Size	87.4 (W) x 51.3 (H) x 2.01 (T)	mm^3
9	Diagonal A/A size	3.2	inch
10	Module Weight	11.03 ± 10%	gram

- 5 - REV.: A01 2009/02/16

5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V _{CI})	-0.3	4	V	Ta = 25°C	IC maximum rating
Supply Voltage (V _{CC})	10	21	٧	Ta = 25°C	IC maximum rating
Operating Temp.	p40 70 °C				
Storage Temp	-40	85	°C		
Humidity		85	%		
Life Time	13,000	-	Hrs	80 cd/m ² , 50% checkerboard	Note (1)
Life Time	16,000	-	Hrs	70 cd/m ² , 50% checkerboard	Note (2)
Life Time	19,000	-	Hrs	60 cd/m ² , 50% checkerboard	Note (3)

- (A) Under VCC = 14V, Ta = 25°C, 50% RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (1) Setting of 80 cd/m²:

- Contrast setting: 0x70

Frame rate: 105HzDuty setting: 1/64

(2) Setting of 70 cd/m²:

- Contrast setting: 0x5a

Frame rate: 105HzDuty setting: 1/64

(3) Setting of 60 cd/m^2 :

- Contrast setting: 0x49

Frame rate: 105HzDuty setting: 1/64

- 6 - REV.: A01 2009/02/16

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETERS	TEST CONDI	MIN	TYP	MAX	UNIT		
V _{CC}	Operating Voltage	-	13.5	14	14.5	V		
V _{CI}	Low voltage power supply	-		2.4	2.8	3.5	V	
V_{DDIO}	Power Supply for I/O pins	-		1.65	1.8	V_{CI}	V	
V _{IH}	High Logic Input Level	-		0.8* V _{DDIO}	-	V_{DDIO}	V	
V_{IL}	Low Logic Input Level	-		0	-	0.2* V _{DDIO}	V	
V _{OH}	High Logic Output Level	I _{OUT} = 100u	JA	0.9* V _{DDIO}	-	V_{DDIO}	V	
V _{OL}	Low Logic Output Level	I _{OUT} = 100u	ιA	0	-	0.1* V _{DDIO}	V	
	VCC Supply Current		cternal DD = 5V		2.2	2.6	mA	
I _{CC}	VCC Supply Current	ON. No panel Into	ternal DD = 5V		2.2	2.6	ma	
	VCI Supply Current	100	kternal DD = 5V		35	45		
I _{CI}		ON, No panel Inte	ternal DD = 5V		170	220	uA	
	VDDIO Supply Current		cternal DD = 5V		40	50		
I _{DDIO}	VDDIO Supply Current	ON, No panel Into	ternal DD = 5V		40	50	- uA	
	Soom out Outrast Ourse	Contrast = FF		310	340	370	uA	
ISEG	Segment Output Current Setting V _{CC} =20V, I _{REF} =10uA	Contrast = 7F		-	170	-	uA	
	IKEF-TOUM	Contrast = 3F		-	85	-	uA	

Note 1: V_{Cl} = 2.8 V ; V_{CC} = 14V ; Frame rate= 105Hz ; No panel attached.

Note 2: The Vcc input must keep in a stable value; ripple and noise are not allowed.

- 7 - REV.: A01 2009/02/16

6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current		44	46	mΑ	All pixels on (1)
Standby mode current		4	6	mA	Standby mode 10% pixels on (2)
Normal mode power consumption		616	644	mW	All pixels on (1)
Standby mode power consumption		56	84	mW	Standby mode 10% pixels on (2)
Normal mode Luminance	60	70		cd/m ²	Display Average
Standby mode Luminance		30		cd/m ²	Display Average
CIEx (White)	0.24	0.28	0.32		v v (CIE 1021)
CIEy (White)	0.28	0.32	0.36		x, y (CIE 1931)
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	_
Response Time		10		μs	

(1) Normal mode condition:

Driving Voltage: 14V
Contrast setting: 0x5a
Frame rate: 105Hz
Duty setting: 1/64


 $\hbox{\ensuremath{(2)} Standby mode condition:} \\$

Driving Voltage: 14V
Contrast setting: 0x20
Frame rate: 105Hz
Duty setting: 1/64


- 8 - REV.: A01 2009/02/16

7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



7.2 PANEL LAYOUT DIAGRAM



- 9 - REV.: A01 2009/02/16

7.3 PIN ASSIGNMENTS

PIN NAME	PIN NO.	DESCRIPTION
NC	1	No connection.
VSS	2	Ground pin.
NC	3	No connection.
VCC	4	Power supply for panel driving voltage.
VCOMH	E	COM signal deselected voltage level.
VCOMH	5	A capacitor should be connected between this pin and VSS.
VLSS	6	Analog system ground pin.
MS	7	This pin must be connected to VDDIO to enable the chip.
D7	8	
D6	9	
D5	10	
D4	11	These pins are bi-directional data bus connecting to the
D3	12	MCU data bus.
D2	13	
D1	14	
D0	15	
E/RD#	16	When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal.Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin E(RD#) must be connected to VSS.
R/W#	17	When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin R/W (WR#) must be connected to VSS.
BS0	18	MCII bug interface colection nine
BS1	19	MCU bus interface selection pins.
DC#	20	This pin is Data/Command control pin connecting to the MCU.
CS#	21	This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.
RES#	22	This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed.
DOF#	23	This pin is No Connection pins.
CL	24	External clock input pin.
FR	25	This pin is No Connection pins.
IREF	26	A resistor should be connected between this pin and VSS.
VDDIO	27	Power supply for interface logic level. It should be matched with the MCU interface voltage level.
VDD	28	Power supply pin for core logic operation. A capacitor is required to connect between this pin and VSS.

- 10 - REV.: A01 2009/02/16

VCI	29	Low voltage power supply.			
VCI	29	VCI must always be equal to or higher than VDD and VDDIO.			
VSL	30	This is segment voltage reference pin. When external VSL is			
VSL	30	used, connect with resistor and diode to ground.			
VLSS	31	Analog system ground pin.			
NC	32	No connection.			
VCC	33	Power supply for panel driving voltage.			
NC	34	No connection.			

- 11 - REV.: A01 2009/02/16

7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM address map shows the GDDRAM in Gray Scale mode. Since in Gray Scale mode, there are 16 gray levels. Therefore four bits (one nibble) are allocated for each pixel.

For example D30480[3:0] corresponds to the pixel located in (COM127, SEG2). So the lower nibble and higher nibble of D0, D1, D2, ..., D30717, D30718, D30719 represent the 480x128 data nibbles in the GDDRAM.

GDDRAM in Gray Scale mode (RESET)											
		SEG0	SEG1	SEG2	SEG3		SEG476	SEG477	SEG478	SEG479	SEG Outputs
		0	0	0	0		7	7	7	7	RAM Column address (HEX)
	00	D1[3:0]	D1[7:4]	D0[3:0]	D0[7:4]		D239[3:0]	D239[7:4]	D238[3:0]	D238[7:4]	
COM1 C)1	D241[3:0]	D241[7:4]	D240[3:0]	D240[7:4]		D479[3:0]	D479[7:4]	D478[3:0]	D478[7:4]	
						7	<u>-</u>				
COM126 7	Æ	D30241[3:0]	D30241[7:4]	D30240[3:0]	D30240[7:4]		D30479[3:0]	D30479[7:4]	D30478[3:0]	D30478[7:4]	
COM127	7F	D30481[3:0]	D30481[7:4]	D30480[3:0]	D30480[7:4]		D30719[3:0]	D30719[7:4]	D30718[3:0]	D30718[7:4]	
RAM COM Row Outputs Address (HEX)											


- 12 - REV.: A01 2009/02/16

7.5 INTERFACE TIMING CHART

8080-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 2.4 \text{ to } 2.6\text{V}, V_{DDIO} = 1.6\text{V}, V_{CI} = 3.3\text{V}, T_A = 25^{\circ}\text{C})$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	10	-	-	ns
t_{AH}	Address Hold Time	0	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	7	-	-	ns
$t_{\rm DHR}$	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
t_{ACC}	Access Time	-	-	140	ns
t_{PWLR}	Read Low Time	150	-	-	ns
t_{PWLW}	Write Low Time	60	-	-	ns
t _{PWHR}	Read High Time	60	-	-	ns
t_{PWHW}	Write High Time	60	-	-	ns
t_R	Rise Time	-	-	15	ns
$t_{\rm F}$	Fall Time	-	-	15	ns
t _{CS}	Chip select setup time	0	-	-	ns
t_{CSH}	Chip select hold time to read signal	0	-	-	ns
t_{CSF}	Chip select hold time	20	-	-	ns




- 13 - REV.: A01 2009/02/16

8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON / OFF SEQUENCE


Power ON sequence:

- 1. Power ON Vci, Vddio.
- 2.After Vci,Vddio become stable, set wait time at least 1ms (t₀) for internal V_{DD} become stable. Then set RES# pin LOW (logic low) for at least 100us (t1)⁽⁴⁾ and then HIGH (logic high).
- 3.After set RES# pin LOW (logic low), wait for at least 100us(t2). Then Power ON Vcc. (1)
- 4.After Vcc become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(taf).



Power OFF sequence:

- 1.Send command AEh for display OFF.
- 2.Power OFF V_{CC}. (1), (2)
- 3.Wait for t_{OFF}. Power OFF Vci,Vddio. (where Minimum toff=80ms⁽³⁾, Typical toff=100ms)




Note:

- (1). Since an ESD protection circuit is connected between V_{CI} , V_{DDIO} and V_{CC} , V_{CC} becomes lower than V_{CI} whenever V_{CI} , V_{DDIO} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in Figure.
- (2).V_{CC} should be kept float (disable) when it is OFF.
- (3). V_{CI}, V_{DDIO} should not be Power OFF before V_{CC} Power OFF.
- (4). The register values are reset after t₁.
- (5). Power pins (V_{DD}, V_{CC}) can never be pulled to ground under any circumstance.

- 14 - REV.: A01 2009/02/16

8.2 APPLICATION CIRCUIT



Recommend components:

C1, C2, C4: 1uF/16V(0805)

C3, C5: 4.7uF/35V (Tantalum type) or VISHAY (572D475X0025A2T)

R1: 430K ohm 1%(0603)

R2: 50 ohm 1/4W

D1, D2: RB480K(ROHM)

This circuit is for 8080 8bits interface.

8.3 COMMAND TABLE

Refer to SSD1322 IC Spec.

- 15 - REV.: A01 2009/02/16

9. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85°C, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	65°C, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

Test and measurement conditions


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.


- 16 - REV.: A01 2009/02/16

10. EXTERNAL DIMENSION



- 17 - REV.: A01 2009/02/16

11. PACKING SPECIFICATION



- 18 - REV.: A01 2009/02/16

12. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2 Response time

- 19 - REV.: A01 2009/02/16

D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3 Viewing angle

- 20 - REV.: A01 2009/02/16

APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100




B. CONTRAST / RESPONSE TIME / VIEW ANGLE

WESTAR CORPORATION FPM-510



- 21 - REV.: A01 2009/02/16

C. ESD ON AIR DISCHARGE MODE



- 22 - REV.: A01 2009/02/16

APPENDIX 3: PRECAUTIONS

A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.

- 23 - REV.: A01 2009/02/16